

**CIRCUIT FOR AUTOMATIC TERMINATION OF A BUS NETWORK**

Cross Reference to Related Application

This application is a national stage under 35 USC  
5 371 of international application PCT/GB2004/004072  
filed September 24, 2004, which claims priority to UK  
application GB 0412081.2 filed June 1, 2004, which  
claims priority to UK application GB 0322591.9 filed  
September 26, 2003.

10

Field of the Invention

The present invention relates to electronic  
circuits and particularly electronic circuits suitable  
for terminating a transmission path or channel, such as  
15 a communication network, for example, a transmission  
bus network or daisy chain system.

Background of the Invention

For the benefit of clarity the present invention  
20 will be described in relation to bus networks. However,  
the reader will appreciate that the present invention  
is equally applicable to other network systems such as,  
for example, daisy chain systems.

A bus network is a plurality of conductors, which serve as a common connection for a group of devices. Although transmission bus networks may comprise any number of conductors, for simplicity the present  
5 invention will be described in relation to a two-conductor bus network. However, the reader will appreciate that the invention is equally applicable to networks having more than two conductors.

10 In order to substantially mitigate, or limit, errors in signals being transmitted, maintenance of the integrity of the transmitted signal and minimising propagation delays and power consumption are important considerations in the engineering of transmission bus  
15 networks.

These considerations are substantially addressed by terminating the network with a terminating circuit having appropriate matching impedance. It is normal  
20 practice to terminate the network at both ends, that is, at the host and at the last node. This is generally carried out by manual selection and installation of the termination circuit, which typically comprises a terminating resistor in series with a terminating  
25 capacitor. A typical network will have multi-drop connections at nodes, which are interfaced to local devices.

A disadvantage of known networks of this type is  
30 that, upon occurrence of a fault in the network system such as, for example, an open circuit, the signal integrity is lost. Furthermore, such faults are usually difficult to locate within a network and, in such a state, the network is difficult to maintain in a stable  
35 condition. This results in considerable amounts of time being spent locating and fixing the fault and

maintaining communication between the host and the nodes in the network until the fault is fixed, which is undesirable.

5       Also, the signal integrity is dependent on the engineer ensuring terminating circuits are specified and fitted correctly and that none of the nodes upstream of the end node are fitted with terminating circuits. Furthermore, if a change or modification is  
10       carried out to the network it is necessary for the engineer to check the impedance characteristics of the whole network system. Again, this is undesirably time consuming and expensive.

15       Summary and Objects of the Invention

      An object of the present invention is to provide an electronic circuit capable of maintaining the integrity of transmitted signals by terminating the network at a node thereof.

20

      A further object of the present invention is to provide a node comprising such an electronic circuit.

      A further object of the present invention is to  
25       provide a network comprising a plurality of such circuits.

      The present invention provides an electronic circuit, capable of terminating a plurality of  
30       conductors at, or near, a node on a network, comprising detecting means, operable to detect current in at least one of the plurality of conductors, and switching means operable to switch the circuit between being a continuing circuit, upon the detecting means detecting  
35       a current greater than a first predetermined threshold, and a being terminating circuit, upon the detecting

means detecting current at, or less than, a second predetermined threshold.

5 The terminating circuit advantageously comprises impedance matching means. The impedance matching means may comprise a terminating resistor connected in series with a terminating capacitor.

10 The terminating circuit is preferably connected between the at least one of the plurality of conductors and the, or each, of the other conductors.

The network may be an active network and the node may be the end node of that active network.

15 The first threshold may be greater than the second threshold.

20 The detecting means preferably comprises a sensing resistor, connected in series with the at least one of the plurality of conductors, and means for detecting voltage across the sensing resistor. The means for detecting voltage is preferably a differential amplifier.

25 The switching means preferably comprises a transistor wherein the base terminal thereof is connected to an output of the detecting means. The collector terminal of the transistor is preferably connected to the impedance matching means and the emitter terminal is preferably connected to the, or each, of the other conductors.

35 The present invention also provides for a network node comprising an electronic circuit as herein defined in the preceding six paragraphs.

The present invention also provides a network comprising at least one electronic circuit as herein defined in the preceding six paragraphs.

5

#### Brief Description of the Drawings

The present invention will now be described by way of example, with reference to the following drawings, in which:

10

Figure 1 is a schematic diagram of an electronic circuit according to the present invention;

Figure 2 is a schematic drawing of a first embodiment of a network comprising the electronic circuit of Figure 1;

15

Figure 3 is a schematic drawing of second embodiment of a network comprising the electronic circuit of Figure 1 ; and,

20

Figure 4 is a schematic drawing of the network of Figure 3, including checking means.

#### Detailed Description of the Embodiments

25

Referring to Figures 1 and 2, an electronic circuit 10, suitable for terminating a two-conductor 12a and b network system 14 at, or near, a node 16 disposed thereon, comprises detecting means 18, switching means 20 and a terminating circuit 21. The two-conductor network system may be, for example, a two-wire transmission bus system.

30

The detecting means comprises a sensing resistor 22, connected in series with the first conductor 12a, and means to detect voltage across the sensing resistor

35

22 in the form of a differential amplifier 24. The differential amplifier 24 has first and second inputs, 26 and 28, and an output 30. The first and second inputs, 26 and 28, are connected to the first conductor 12a, across the sensing resistor 22.

The switching means 20 comprises a transistor 32 having a base terminal 34, collector terminal 36 and emitter terminal 38. Figure 1 shows an NPN bipolar resistor. However, it will be appreciated that other types of bipolar transistor, such as PNP, or field effect transistors, such as MOSFET, are equally applicable to working the invention. The switching means further comprises a limiting resistor 40.

The terminating circuit 21 comprises a terminating capacitor 42 connected in series with a terminating resistor 44, one end of the terminating circuit being connected to the first conductor 12a and the other end being connected to the second conductor 12b by way of the switching means 20.

The first and second inputs, 26 and 28, of the differential amplifier 24 are connected to the sensing resistor 22, such that the first input is connected upstream and the second input downstream of the sensing resistor. The direction of flow of current in the first conductor is from left to right in the drawings.

The limiting resistor 40 of the switching means 20 is connected, in series, intermediate the output 30 of the differential amplifier 24 and the base terminal 34 of the transistor 32. The collector terminal 36, of the transistor, is connected to the terminating circuit 21. The terminating circuit is also connected to the

first conductor 12a upstream of the sensing resistor 22.

The emitter terminal 38, of the transistor, is  
5 connected to the second conductor 12b.

The current flowing in the first conductor 12a is detected by sensing the voltage drop across the sensing resistor 22. The voltage drop is maintained at a  
10 minimum value by selecting a relatively low value for the sensing resistor. The voltage drop across the sensing resistor 22 is measured by the differential amplifier 24.

15 Upon detecting current flowing through the sensing resistor 22 greater than a first predetermined threshold the input differential of the differential amplifier is significant and the output 30 is driven low relative to the voltage at the collector terminal  
20 36. Therefore, the switching means 20 will remain open and the circuit 10 will be maintained as a continuing circuit. However, upon detecting current flowing at, or less than, a second predetermined threshold the differential will be high and the output 30 will be  
25 high relative to the voltage at the emitter terminal 36. Therefore, switching means will switch to connect the terminating circuit 21 and the second conductor 12 b and the network will be terminated such that the integrity of signals being transmitted on the network  
30 are maintained.

The first and second threshold may be the same to define a switching threshold, such as, for example, 0 Volts. Alternatively, the first and second thresholds  
35 may be different such that, for example, the switching means maintains a continuing circuit if a voltage

greater than 3 Volts is detected and switches to the terminating circuit if a voltage of 3 Volts, or less, such as, 0 Volts is detected. However, it will be appreciated that thresholds defining different voltages  
5 are equally applicable to the invention.

Figure 2 is a first embodiment a network 14 comprising a plurality of nodes 161 to 16N connected, from a host 17, by the first and second conductors 12a  
10 and b. Each node 16 comprises a respective electronic circuit 101 to 10N disposed therein.

Upon a fault occurring at node 16N+1 the current flowing through the first conductor 12a to that node  
15 will stop, or at least reduce. Such a fault causes a mis-match of the impedance of the network as a whole and therefore the integrity of the signals transmitted will not be maintained even in respect of nodes in which there is no fault. On detection of the reduction  
20 of current flowing from node 16N to 16N+1 the electronic circuit 10N, disposed in node 16N, switches it from being a continuing circuit to being a terminating circuit whereby the impedance of the network is matched by appropriate termination thereby  
25 maintaining the integrity of the signals transmitted.

In Figure 3 a second embodiment of a network 114 comprises a plurality of nodes, 116a to e, connected intermediate a first host 117a and a second host 117b  
30 by a first pair of transmission lines 112 and a second pair of transmission lines 113. Each node comprises a respective electronic circuit 110a to e disposed therein. The first and second hosts 117a and b comprise first and second power supplies 118a and b,  
35 respectively.



In use, the first power supply 118a provides a current flowing through the first transmission lines 112 in a clockwise direction, whilst the second power supply 118b provides a current flowing through the transmission lines 113 in an opposite, anticlockwise, direction.

Upon a fault occurring, for example, at point X on transmission lines 112 and 113 (i.e. between nodes 116b and c) current flowing from the first power supply 118a along the first transmission lines 112 will cease to flow, or will reduce, to node 116c. Similarly, current flowing from the second power supply 118b along the second transmission lines 113 will cease to flow, or will reduce, to node 116b. Such a fault causes a mismatch of the impedance of the network as a whole and therefore the integrity of the signals transmitted will not be maintained even in respect of nodes in which there is no fault.

20

On detection of the reduction of current flowing clockwise from node 116b to 116 c, electronic circuit 110b, disposed in node 116b, switches from being a continuing circuit to being a terminating circuit whereby the impedance of the network is matched by appropriate termination thereby maintaining the integrity of the signals transmitted in relation to nodes 116a and 116b.

Similarly, on detection of the reduction of current flowing anticlockwise from node 116c to 116b, electronic circuit 110c, disposed in node 116c, switches from being a continuing circuit to being a terminating circuit whereby the impedance is matched by appropriate termination thereby maintaining the

35

integrity of the signals transmitted in relation to nodes 116c, 116d and 116e.

Although network 114 has five nodes 116a to e, it  
5 will be appreciated that the invention is equally applicable to any plurality of nodes. Furthermore, it will be also be appreciated that the nodes may have any arrangement in the network and that the clockwise/anticlockwise arrangement of the network  
10 shown in Figure 3 is merely to facilitate description of the invention and in no way limiting to a specific arrangement.

In Figure 4 a third embodiment of a network 214 is  
15 similar to the network 114 of the second embodiment, but further comprises checking means operable, upon detection of a fault, to check the status of the transmission lines 212 and 213 between two adjacent nodes. The checking means comprises checking circuits,  
20 246a to e, disposed in nodes, 216a to e, respectively. The checking circuits are advantageously logic circuits. Each checking circuit, 246a to e, is connected to an adjacent checking circuit by way of a checking transmission line 248a to d, such that logic  
25 circuits 246a and b are connected by checking transmission line 248a, logic circuits 246b and c are connected by checking transmission line 248b, logic circuits 246c and d are connected by checking transmission line 248c and logic circuits 246d and e  
30 are connected by checking transmission line 248d. The checking transmission line 248 follows the same path as the first and second transmission lines, 212 and 213, and may be bundled therewith, such that a break in the first and/or second transmission lines will result in a  
35 break in the checking transmission line 248.

Because each of the electronic circuits 110a to e detect the occurrence of a fault by sensing the current flowing through a respective node 216a to e, it is possible that, in having first and second power  
5 supplies, 218a and b, providing current flow in opposite directions, one of the electronic circuits 110a to e may detect zero current, or current below a predetermined threshold, even if there is no real fault on the transmission lines, due to the sum of the  
10 currents totaling zero or below the predetermined threshold.

Upon detection of zero current, or current below the predetermined threshold, for example in node 216c  
15 by electronic circuit 110c, checking circuit 246c transmits a checking signal to checking circuits 246b and 246d, disposed in adjacent nodes 216b and 216d, respectively, by way of the checking transmission line 248.

20

Upon receipt of a checking signal, receiving checking circuits, 246b and d, respond with a return signal. Receipt of the return signal by the initiating checking circuit is indicative that there is no fault  
25 on the transmission lines. In which case, the electronic circuit 110c remains a continuing circuit.

However, if the initiating checking circuit 246c does not receive a return signal from either one of the  
30 receiving checking circuits, 246b and d, it instructs the electronic circuit 110c to switch to connect the terminating circuit and the network will be terminated such that the integrity of signals transmitted on the network are maintained. Therefore, in the example, if  
35 there is a fault at X, the initiating checking circuit

246c would not receive a response from the receiving checking circuit 246b.